WISC-SP22-5-Stage-Pipelined-Processor
/
verilog
/
archsim.ptrace
archsim.ptrace
Raw
REG: 1 VALUE: 0x0018 REG: 2 VALUE: 0x001f