WISC-SP22-5-Stage-Pipelined-Processor / verilog / mem1.addr

1 0 10 37
1 0 10 20
0 1 10 0