WISC-SP22-5-Stage-Pipelined-Processor / verilog / mem2.addr

1 0 10 23
0 1 10 0
1 0 10 45
0 1 10 0