Berkeley EECS151 FPGA Labs and RISC-V CPU Project

Note: This is a private repo hosted on GitHub, however I'm using GitFront to effectively make it unlisted (in order to share it privately with those who have the link without making the repo itself public). Official documentation for these projects can be found here:

Labs:     Progress

CPU:   Progress