FPGA-RISC-V-CPU / .gitmodules
.gitmodules
Raw
[submodule "software/riscv-isa-tests/riscv-tests"]
	path = software/riscv-isa-tests/riscv-tests
	url = https://github.com/riscv/riscv-tests