FPGA-RISC-V-CPU / hardware / sim / cache_tb.log
cache_tb.log
Raw
Chronologic VCS simulator copyright 1991-2019
Contains Synopsys proprietary information.
Compiler version P-2019.06_Full64; Runtime version P-2019.06_Full64;  Dec  9 06:29 2022
Message: From $vcdpluson at time 0 in file cache_tb.v line 47: [VCD+-SVFN]: 
Setting VPD File by "+vpdfile+" switch to cache_tb.vpd.

VCD+ Writer P-2019.06_Full64 Copyright (c) 1991-2019 by Synopsys Inc.
PASSED!
$finish called from file "cache_tb.v", line 147.
$finish at simulation time               189000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 189000 ps
CPU Time:      0.500 seconds;       Data structure size:   0.0Mb
Fri Dec  9 06:29:59 2022