FPGA-RISC-V-CPU / hardware / sim / csrc / rmar0.h
rmar0.h
Raw
#ifndef _RMAR0_H_
#define _RMAR0_H_

#ifdef __cplusplus
extern "C" {
#endif


#ifdef __cplusplus
}
#endif
#endif