FPGA-RISC-V-CPU / hardware / test_results / c-tests.err
c-tests.err
Raw
../c_tests_tb.v:22: warning: Instantiating module cpu with dangling input port 3 (bp_enable) floating.