FPGA-RISC-V-CPU / software / asm / asm.ld
asm.ld
Raw
OUTPUT_ARCH( "riscv" )
ENTRY( _start )

SECTIONS
{
    . = 0x40000000;
    .text : {
        * (.start);
        * (.text);
    }
}