FPGA-RISC-V-CPU
/
software
/
c_tests
/
sum
/
sum.ld
sum.ld
Raw
SECTIONS { . = 0x10000000; .text : { * (.start); * (.text); } }