FPGA-RISC-V-CPU
/
software
/
c_tests
/
vecadd
/
start.s
start.s
Raw
.section
.start
.global
_start
_start:
li
sp
,
0x1000fff0
jal
main