FPGA-RISC-V-CPU / software / c_tests / vecadd / vecadd.ld

SECTIONS
{
    . = 0x10000000;
    .text : {
        * (.start);
        * (.text);
    }
}