4-bit Full Adder Transistor Level Design

The report shows the design steps followed in designing the D-FFs and the adder logic. It details the timing, power, and area metrices as well.