RTL code Implementation of a simplified RISC V processor with a sub-set of the RV32I instructions
A summary report which shows the simulation, synthesis, pnr results is also uploaded in this repository. Timing and power results are also generated.