Verilog code for implementation of an ID-pattern based counter and the report includes simulation, synthesis, pnr, and timing and power analysis results